## Radiation Hardened, High Speed, Low Power, Current Feedback Video Operational Amplifier with Output Disable

The HS-1145RH is a high speed, low power current feedback amplifier built with Intersil's proprietary complementary bipolar UHF-1 (DI bonded wafer) process. These devices are QML approved and are processed and screened in full compliance with MIL-PRF-38535.

This amplifier features a TTL/CMOS compatible disable control, pin 8 , which when pulled low, reduces the supply current and forces the output into a high impedance state. This allows easy implementation of simple, low power video switching and routing systems. Component and composite video systems also benefit from this op amp's excellent gain flatness, and good differential gain and phase specifications. Multiplexed A/D applications will also find the HS-1145RH useful as the A/D driver/multiplexer.

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed here must be used when ordering.
Detailed Electrical Specifications for these devices are contained in SMD 5962-96830.

## Ordering Information

| ORDERING NUMBER | INTERNAL <br> MKT. NUMBER | TEMP. RANGE <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ |
| :--- | :---: | :---: |
| 5962F9683001VPC | HS7B-1145RH-Q | -55 to 125 |

## Features

- Electrically Screened to SMD \# 5962-96830
- QML Qualified per MIL-PRF-38535 Requirements
- Low Supply Current . . . . . . . . . . . . . . . . . . . . 5.9mA (Typ)
- Wide -3dB Bandwidth. . . . . . . . . . . . . . . . . 360MHz (Typ)
- High Slew Rate . . . . . . . . . . . . . . . . . . . . 1000V/ $\mu \mathrm{s}$ (Typ)
- Excellent Gain Flatness (to 50 MHz ). . . . . . $\pm 0.07 \mathrm{~dB}$ (Typ)
- Excellent Differential Gain . . . . . . . . . . . . . . . 0.02\% (Typ)
- Excellent Differential Phase . . . . . . . . 0.03 Degrees (Typ)
- High Output Current . . . . . . . . . . . . . . . . . . . 60mA (Typ)
- Output Enable/Disable Time . . . . . . . . . 180ns/35ns (Typ)
- Total Gamma Dose . . . . . . . . . . . . . . . . . . . 300kRAD(Si)
- Latch Up. . . . . . . . . . . . . . . . . . . . . None (DI Technology)


## Applications

- Multiplexed Flash A/D Driver
- RGB Multiplexers/Preamps
- Video Switching and Routing
- Pulse and Video Amplifiers
- Wideband Amplifiers
- RF/IF Signal Processing
- Imaging Systems


## Pinout

HS-1145RH
GDIP1-T8 (CERDIP) OR CDIP2-T8 (SBDIP)

TOP VIEW


## Application Information

## Optimum Feedback Resistor

Although a current feedback amplifier's bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $R_{F}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HS-1145RH design is optimized for $R_{F}=510 \Omega$ at a gain of +2 . Decreasing $R_{F}$ decreases stability, resulting in excessive peaking and overshoot (Note: Capacitive feedback will cause the same problems due to the feedback impedance decrease at higher frequencies). At higher gains, however, the amplifier is more stable so $R_{F}$ can be decreased in a trade-off of stability for bandwidth.

The table below lists recommended $R_{F}$ values for various gains, and the expected bandwidth. For a gain of +1 , a resistor (+ $\mathrm{R}_{\mathrm{S}}$ ) in series with +IN is required to reduce gain peaking and increase stability.

| GAIN <br> $\left(\mathbf{A}_{\mathbf{C L}}\right)$ | $\mathbf{R}_{\mathbf{F}}(\Omega)$ | BANDWIDTH <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: |
| -1 | 425 | 300 |
| +1 | $510\left(+\mathrm{R}_{\mathrm{S}}=510 \Omega\right)$ | 270 |
| +2 | 510 | 330 |
| +5 | 200 | 300 |
| +10 | 180 | 130 |

## Non-Inverting Input Source Impedance

For best operation, the DC source impedance seen by the non-inverting input should be $\geq 50 \Omega$. This is especially important in inverting gain configurations where the noninverting input would normally be connected directly to GND.

## DISABLE Input TTL Compatibility

The HS-1145RH derives an internal GND reference for the digital circuitry as long as the power supplies are symmetrical about GND. With symmetrical supplies the digital switching threshold $\left(\mathrm{V}_{\mathrm{TH}}=\left(\mathrm{V}_{\mathrm{IH}}+\mathrm{V}_{\mathrm{IL}}\right) / 2=(2.0+0.8) / 2\right)$ is 1.4 V , which ensures the TTL compatibility of the DISABLE input. If asymmetrical supplies (e.g., $+10 \mathrm{~V}, 0 \mathrm{~V}$ ) are utilized, the switching threshold becomes:
$\mathrm{V}_{\mathrm{TH}}=\frac{\mathrm{V}_{+}+\mathrm{V}-}{2}+1.4 \mathrm{~V}$
and the $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{IL}}$ levels will be $\mathrm{V}_{\mathrm{TH}} \pm 0.6 \mathrm{~V}$, respectively.

## Optional GND Pad (Die Use Only) for TTL Compatibility

The die version of the HS-1145RH provides the user with a GND pad for setting the disable circuitry GND reference. With symmetrical supplies the GND pad may be left unconnected, or tied directly to GND. If asymmetrical supplies (e.g., $+10 \mathrm{~V}, 0 \mathrm{~V}$ ) are utilized, and TTL compatibility is desired, die users must connect the GND pad to GND. With an external GND, the DISABLE input is TTL compatible regardless of supply voltage utilized.

## Pulse Undershoot and Asymmetrical Slew Rates

The HS-1145RH utilizes a quasi-complementary output stage to achieve high output current while minimizing quiescent supply current. In this approach, a composite device replaces the traditional PNP pulldown transistor. The composite device switches modes after crossing 0V, resulting in added distortion for signals swinging below ground, and an increased undershoot on the negative portion of the output waveform (See Figures 5, 8, and 11). This undershoot isn't present for small bipolar signals, or large positive signals. Another artifact of the composite device is asymmetrical slew rates for output signals with a negative voltage component. The slew rate degrades as the output signal crosses through 0V (See Figures 5, 8, and 11), resulting in a slower overall negative slew rate. Positive only signals have symmetrical slew rates as illustrated in the large signal positive pulse response graphs (See Figures 4, 7, and 10).

## PC Board Layout

This amplifier's frequency response depends greatly on the care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended, while a solid ground plane is a must!

Attention should be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum in parallel with a small value $(0.1 \mu \mathrm{~F})$ chip capacitor works well in most cases.

Terminated microstrip signal lines are recommended at the device's input and output connections. Capacitance, parasitic or planned, connected to the output must be minimized, or isolated as discussed in the next section.

Care must also be taken to minimize the capacitance to ground at the amplifier's inverting input (-IN), as this capacitance causes gain peaking, pulse overshoot, and if large enough, instability. To reduce this capacitance, the designer should remove the ground plane under traces connected to -IN, and keep connections to -IN as short as possible.
An example of a good high frequency layout is the Evaluation Board shown in Figure 2.

## Driving Capacitive Loads

Capacitive loads, such as an A/D input, or an improperly terminated transmission line will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases, the oscillation can be avoided by placing a resistor $\left(R_{\mathrm{S}}\right)$ in series with the output prior to the capacitance.
Figure 1 details starting points for the selection of this resistor. The points on the curve indicate the $R_{S}$ and $C_{L}$ combinations for the optimum bandwidth, stability, and settling time, but experimental fine tuning is recommended. Picking a point above or to the right of the curve yields an overdamped response, while points below or left of the curve indicate areas of underdamped performance.
$R_{S}$ and $C_{L}$ form a low pass network at the output, thus limiting system bandwidth well below the amplifier bandwidth of 270 MHz (for $A_{V}=+1$ ). By decreasing $R_{S}$ as $C_{L}$ increases (as illustrated in the curves), the maximum bandwidth is obtained without sacrificing stability. In spite of this, the bandwidth decreases as the load capacitance increases. For example, at $A_{V}=+1, R_{S}=62 \Omega, C_{L}=40 p F$, the overall bandwidth is limited to 180 MHz , and bandwidth drops to 75 MHz at $A_{V}=+1, R_{S}=8 \Omega, C_{L}=400 \mathrm{pF}$.


FIGURE 1. RECOMMENDED SERIES OUTPUT RESISTOR vs LOAD CAPACITANCE

## Evaluation Board

The performance of the HS-1145RH may be evaluated using the HFA11XX Evaluation Board.

The layout and schematic of the board are shown in Figure 2. The $\mathrm{V}_{\mathrm{H}}$ connection may be used to exercise the DISABLE pin, but note that this connection has no $50 \Omega$ termination. To order evaluation boards (part number HFA11XXEVAL), please contact your local sales office.


FIGURE 2A. TOP LAYOUT


FIGURE 2B. BOTTOM LAYOUT


FIGURE 2C. SCHEMATIC
FIGURE 2. EVALUATION BOARD SCHEMATIC AND LAYOUT

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified


FIGURE 3. SMALL SIGNAL PULSE RESPONSE


FIGURE 5. LARGE SIGNAL BIPOLAR PULSE RESPONSE


5ns/DIV.
FIGURE 7. LARGE SIGNAL POSITIVE PULSE RESPONSE


FIGURE 4. LARGE SIGNAL POSITIVE PULSE RESPONSE


FIGURE 6. SMALL SIGNAL PULSE RESPONSE


5ns/DIV.
FIGURE 8. LARGE SIGNAL BIPOLAR PULSE RESPONSE

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 9. SMALL SIGNAL PULSE RESPONSE


FIGURE 11. LARGE SIGNAL BIPOLAR PULSE RESPONSE


FIGURE 13. FREQUENCY RESPONSE


FIGURE 10. LARGE SIGNAL POSItIVE PULSE RESPONSE


FIGURE 12. OUTPUT ENABLE AND DISABLE RESPONSE


FIGURE 14. FREQUENCY RESPONSE

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 15. FREQUENCY RESPONSE FOR VARIOUS OUTPUT VOLTAGES


FIGURE 17. FREQUENCY RESPONSE FOR VARIOUS LOAD RESISTORS


FIGURE 19. GAIN FLATNESS


FIGURE 16. FULL POWER BANDWIDTH


FIGURE 18. -3dB BANDWIDTH vs TEMPERATURE


FIGURE 20. OFF ISOLATION

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 21. REVERSE ISOLATION


FIGURE 23. SETTLING RESPONSE


FIGURE 25. THIRD HARMONIC DISTORTION vs POUT


FIGURE 22. ENABLED OUTPUT IMPEDANCE


FIGURE 24. SECOND HARMONIC DISTORTION vs POUT


FIGURE 26. OUTPUT VOLTAGE vs TEMPERATURE

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=510 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=100 \Omega$, Unless Otherwise Specified (Continued)


FIGURE 27. INPUT NOISE CHARACTERISTICS

## Burn-In Circuit

HS-1145RH CERDIP


NOTES:

1. $\mathrm{R} 1=1 \mathrm{k} \Omega, \pm 5 \%$ (Per Socket)
2. R2 $=10 \mathrm{k} \Omega, \pm 5 \%$ (Per Socket)
3. $\mathrm{C} 1=0.01 \mu \mathrm{~F}$ (Per Socket) or $0.1 \mu \mathrm{~F}$ (Per Row) Minimum
4. D1 $=1$ N4002 or Equivalent (Per Board)
5. D2 $=1$ N4002 or Equivalent (Per Socket)
6. $\mathrm{V}+=+5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$
7. $\mathrm{V}-=-5.5 \mathrm{~V} \pm 0.5 \mathrm{~V}$


FIGURE 28. SUPPLY CURRENT vs SUPPLY VOLTAGE

## Irradiation Circuit

HS-1145RH CERDIP


NOTES:
8. $R 1=1 \mathrm{k} \Omega, \pm 5 \%$
9. $\mathrm{R} 2=10 \mathrm{k} \Omega, \pm 5 \%$
10. $\mathrm{C} 1=\mathrm{C} 2=0.01 \mu \mathrm{~F}$
11. $\mathrm{V}+=+5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
12. $\mathrm{V}-=-5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## Die Characteristics

## DIE DIMENSIONS:

59 mils $\times 59$ mils $\times 14$ mils $\pm 1$ mil
( $1500 \mu \mathrm{~m} \times 1500 \mu \mathrm{~m} \times 483 \mu \mathrm{~m} \pm 25.4 \mu \mathrm{~m}$ )

## INTERFACE MATERIALS:

## Glassivation:

Type: Nitride
Thickness: $4 \mathrm{k} \AA \pm 0.5 \mathrm{k} \AA$

## Top Metallization:

Type: Metal 1: $\operatorname{AICu}(2 \%) / \mathrm{TiW}$
Thickness: Metal 1: 8k $\AA 0.4 \mathrm{k} \AA$ Type: Metal 2: AICu(2\%) Thickness: Metal 2: $16 \mathrm{k} \AA \pm 0.8 \mathrm{k} \AA$

## Substrate:

UHF-1, Bonded Wafer, DI

## ASSEMBLY RELATED INFORMATION:

## Substrate Potential:

Floating (Recommend Connection to V-)

## ADDITIONAL INFORMATION:

## Transistor Count:

75

Metallization Mask Layout


NOTE: This pad is not bonded out on packaged units. Die users may set a GND reference, via this pad, to ensure the TTL compatibility of the DIS input when using asymmetrical supplies (e.g. $\mathrm{V}+=10 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ ). See the "Application Information" section for details.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

